This study presents a new interleaved three-level zero-voltage switching (ZVS) converter for high-voltage and high-current applications. Two circuit cells are operated with interleaved pulse-width modulation in the proposed converter to reduce the current ripple at the input and output sides, as well as to decrease the current rating of output inductors for high-load-current applications. Each circuit cell includes one half-bridge converter and one three-level converter at the primary side. At the secondary side, the transformer windings of two converters are connected in series to reduce the size of the output inductor or switching current in the output capacitor. Based on the three-level circuit topology, the voltage stress of power switches is clamped at V in /2. Thus, MOSFETs with 500 V voltage rating can be used at 800 V input voltage converters. The output capacitance of the power switch and the leakage inductance (or external inductance) are resonant at the transition interval. Therefore, power switches can be turned on under ZVS. Finally, experiments verify the effectiveness of the proposed converter.
I. INTRODUCTION
High-efficiency DC/DC converters have been studied as power units in the mature stage of the telecommunication systems, server systems, data storage systems, medical instruments, and cloud power units. For three-phase power factor correction (PFC) converters, DC bus voltage may be equal to or greater than 500 V to 800V. Thus, MOSFETs with 500 or 650 V voltage stress cannot be used for DC/DC converters at the mature stage. Although high-voltage MOSFETs can be used in DC/DC converters, such as those with 900 V voltage stress, these units are expensive, and the high turn-on resistance of MOSFETs will reduce circuit efficiency. Three-level or multi-level converters/inverters [1] - [4] have been established by using low-voltage switch devices for high-voltage applications, such as reactive power compensators and high-power motor drives. For modern switching converters, high-efficiency converters are required to reduce circuit size and weight. Therefore, power losses should be reduced to meet this requirement. Soft-switching techniques [5] - [10] with duty cycle control have been developed in three-level converters to reduce the switching losses on power semiconductors. The output capacitance of power switches and the leakage inductance of transformers are resonant at the transition interval to achieve zero voltage switching (ZVS) on power switches. Three-level converters with variable frequency control [11] - [14] have been proposed to enhance circuit efficiency further. If the operating switching frequency is less than the series resonant frequency, the rectifier diodes at the secondary side can be turned off under zero current switching. However, the output ripple current of a three-level resonant converter is larger than that of a conventional three-level PWM converter. Therefore, high output capacitance is necessary for use at the output side.
A new three-level converter is presented for high-inputvoltage applications. The proposed converter includes two circuit cells, which are operated by an interleaved pulse-width modulation (PWM) to reduce the output ripple current and decrease the current stress of passive and active power components. Each circuit cell includes a half-bridge circuit and a three-level PWM circuit. In the proposed three-level converter, the voltage stress of power switches is limited to V in /2. To reduce the ripple current on the output inductors or capacitor, the transformer secondary windings of two PWM circuits are connected in series at the low-voltage side to decrease the output inductor voltage variation. The flying capacitors are used in each circuit cell to balance input split capacitor voltages. Based on the resonant behavior of the output capacitances of MOSFETs and resonant inductance at the transition interval, all power switches can be turned on under ZVS. Finally, experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.
II. CIRCUIT CONFIGURATION AND OPERATION PRINCIPLE
Figs. 1(a) and 1(b) show the circuit configurations of the conventional half-bridge and full-bridge converters with 400V input voltage for normal single-phase switching mode power supplies for server power or data storage power units. In Fig. 1(b) , the phase-shift PWM scheme is adopted to regulate output voltage and achieve ZVS for all power switches within the desired load range. Normally, the ZVS condition of power switches at the leading leg is easier to be achieved than the power switches at the lagging leg. For three-phase switching mode power converters, the DC bus after the three-phase power factor corrector is normally controlled at 750 V to 800 V. To use MOSFETs instead of IGBTs for high switching operation, a three-level converter is given in Fig. 1(c) . Two clamped diodes and one flying capacitor are adopted to reduce the voltage stress of power switches at V in /2 and to balance two input capacitor voltages. Two voltage levels, namely, V in /(2n) and 0, are observed at the rectified voltage v rect . If the voltage variation across the output inductor is decreased, the current ripple on the output inductor can be decreased. Thus, one more half-bridge converter can be added to the conventional three-level DC converter to reduce the current ripple at output side. Fig. 2(a) shows the circuit configuration of the proposed three-level converter. The proposed converter includes a conventional three-level converter [ Fig. 1(c) ] and a half-bridge converter [ Fig. 1(a) -V in /4, are generated on v ac . Components
, and T 1 are operated as the conventional three-level converter. Three voltage levels, namely, V in /2, 0, and -V in /2, are generated on v ab . Two voltage levels, V in /(2n 1 )+V in /(4n 2 ) and V in /(4n 2 ), can be observed on the rectified voltage v rect . Thus, low ripple current or switching current on the output inductor can be achieved because of the low voltage across the output inductor. The output capacitances of S 1 -S 4 and the resonant inductance (or transformer leakage inductance) are resonant at the transition interval. Therefore, S 1 -S 4 can be turned on under ZVS. To reduce the current ripple further at the input and output sides, as well as to reduce the current rating of output inductor for high load current application, an interleaved three-level converter is shown in Fig. 2(b) . The interleaved PWM scheme is adopted to generate eight gate signals of S 1 -S 4 . The input and output ripple currents of two converters can partially cancel each other. Therefore, the input and output capacitances and output inductances can be reduced.
The system analysis of the proposed converter is based on the following assumptions: is n 1 =n 3 =n and that of T 2 and T 4 is n 2 =n 4 =n/2; and (6) the energy stored in the resonant inductances is greater than that stored in the resonant capacitances, such that the ZVS turn-on of all switches can be achieved. Based on the on/off states of 4 , 10 operation modes exist in each three-level converter during one switching cycle. The key waveforms of each three-level converter during one switching cycle are given in Fig. 3 . Fig. 4 shows the key waveforms of the proposed interleaved three-level converter. Two output inductor currents partially cancelled each other. Two three-level converters have the same operation modes. Thus, only the operation modes of converter 1 are discussed to simplify the system analysis. Three-level converter 1 has 10 operation modes ( At t 1 , S 1 is turned off. Given that i Lr1 >0 and i Lr2 >0, C r1 and C r4 are charged and discharged in this mode. If the energy stored in L r1 and L o1 is greater than the energy stored in C r1 and C r4 , then C r4 can be discharged to zero voltage. The ZVS turn-on condition of S 4 can be expressed as respectively. The slopes of the diode currents i D1 and i D2 are given by
Based on (3), the relationship of L r1 and L r2 can be described
The time interval in this mode is given as 
At t 7 , C r1 is discharged to zero voltage. 
Mode 10 [t 9 ≤t<t 0 +T s , Fig. 5(j) 
At t 0 +T s , i D2 is decreased to zero current. The circuit operations of the proposed converter in a switching period are then completed.
III. CIRCUIT CHARACTERISTICS
In the above discussions, the charge and discharge times of C r1 -C r4 in modes 2, 4, 7, and 9 are significantly less than the other time intervals. Thus, these modes can be neglected in the discussion of circuit characteristics. From modes 3 and 8 in Fig. 5 
Based on the volt-second balance on output inductors L o1 and L o2 , the output voltage V o can be derived as 
where r is the current ripple factor of output inductors. The maximum output inductor currents at steady state are expressed in (12).
In modes 1 and 6, the magnetizing ripple currents Di Lm1 -Di Lm4 can be expressed in (13) and (14). 
where L m1 =L m3 , and L m2 =L m4 . The average diode currents i D1,av -i D4,av and the diode voltage stresses v D1,stress -v D4,stress are given in (15) and (16) 
In mode 4, the inductor currents i Lr1 (t 3 ) and i Lr2 (t 3 ) can be expressed as
Based on (1), (6) , and (20), the necessary resonant inductance L r1 for ZVS turn-on of S 1 and S 4 is expressed in (23). 
From (2), (7), (21), and (22), the necessary resonant inductance L r2 for ZVS turn-on of S 2 and S 3 is given in (24). 
Given that the switch currents i S5 -i S8 are similar to i S1 -i S4 in steady state, the necessary resonant inductances L r3 and L r4 are equal to L r1 and L r2 , respectively, to achieve ZVS conditions of S 5 -S 8 .
IV. EXPERIMENTAL RESULTS
A laboratory prototype shown in Fig. 6 is implemented to verify the effectiveness of the proposed converter. The electrical specifications of the proposed converter are V in =750 V-800 V, V o =48 V, I o =40 A, and f s =100 kHz. The resonant inductances in this prototype are L r1 =L r3 =48 mH and L r2 =L r4 =12 mH. The magnetic core TDK EER-40C is used for Fig. 14. Fig. 15(a) shows the output inductor current at full load without interleaved PWM operation. The measured ripple current is approximately 16 A. Fig. 15(b) shows the measured output inductor currents i Lo1 , i Lo2 and the resultant output current i Lo1 +i Lo2 at full load. Two output inductor currents i Lo1 and i Lo2 are balanced and phase-shifted by one-half of the switching period. The ripple current on i Lo1 +i Lo2 is approximately 6 A in Fig. 15(b) . From 
V. CONCLUSIONS
A new three-level ZVS converter for high-input-voltage applications is presented with the features of ZVS turn-on for all switches from 50% load to full load, low voltage stress of power switches, and low voltage variation on output inductors. Two three-level converters are operated by interleaved PWM scheme to reduce the current rating of active and passive components and decrease the current ripple at the output side. In each converter, the voltage stress of power switches is clamped at V in /2 by using three-level diode clamped topology. Two flying capacitors are adopted in each circuit cell to balance two input split capacitor voltages. The proposed three-level converter combines one half-bridge PWM converter and one three-level PWM converter to reduce the output inductor voltage variation. Therefore, the switching current in the output capacitor can be reduced compared with the switching capacitor current in the conventional three-level PWM converter. Finally, experiments are provided to verify the effectiveness of the proposed converter.
